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Abstract
Precise clock synchronization is essential in emerging time-critical distributed control systems op-
erating over computer networks where the clock synchronization requirements are mostly focused
on relative clock synchronization and high synchronization precision. Existing clock synchroniza-
tion techniques such as the Network Time Protocol (NTP) and the IEEE 1588 standard can be
dicult to apply to such systems because of the highly precise hardware clocks required, due
to network congestion caused by a high frequency of synchronization message transmissions, and
high overheads. In response, we present a Time Stamp Counter based precise Relative Clock Syn-
chronization Protocol (TSC-RCSP) for distributed control applications operating over local-area
networks (LANs). In our protocol a software clock based on the TSC register, counting CPU cycles,
is adopted in the time clients and server. TSC-based clocks oer clients a precise, stable and low-
cost clock synchronization solution. Experimental results show that clock precision in the order of
10 microseconds can be achieved in small-scale LAN systems. Such clock precision is much higher
than that of a processor's Time-Of-Day clock, and is easily sucient for most distributed real-time
control applications over LANs.
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1. Introduction
With the emergence of new time-critical distributed control paradigms, such as distributed
control converters and motion control, precise clock synchronization, once considered an
obsolete topic for research, has regained increasing attention as a critical issue in time-critical
distributed control applications [1{5]. It is signicant in general network systems [6{8], and
has also attracted interest in emerging wireless and sensor networks in recent years [9{14].
Although existing clock synchronization solutions over communication networks such as the
Network Time Protocol (NTP) and the IEEE 1588 Precision Time Protocol (PTP) have
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been adopted in industrial applications for many years, they may be unsuitable for some
emerging distributed real-time control systems [15].
There are two key characteristics of clock synchronization for distributed real-time con-
trol systems, as compared to general-purpose communications networks [16,17]. The rst
is relative clock synchronization. Some distributed control systems, where sensor, control
and actuator nodes are connected over communication networks, have clock consistency re-
quirement for these nodes [15,18,19]. What concerns distributed control is not the oset
of each clock against an absolute time, i.e., the \wall clock time", but the relative oset
between the clocks. Therefore, in this paper, clock synchronization refers to the mechanisms
and protocols that maintain mutually-consistent clocks in a coordinated network of nodes.
Additionally, we consider relative clock synchronization over Local-Area Networks (LANs)
because a synchronization is generally required among nodes in the same control loop, with
a relatively small number of nodes (typically less than 30) [15].
Secondly, most distributed control systems demand high-precision relative clock synchro-
nization in LANs [15,19,20], typically at the sub-millisecond level. Failing to maintain such
precision may lead to control information being useless in the best case or may lead to com-
plete system failure in the worst case. It is hard for the millisecond-scale precision of the
NTP to meet the requirement of distributed control systems [21]. The IEEE 1588 standard
with PTP is able to achieve precision on the order of microseconds, however IEEE 1588
implementations are far less common because of their high cost and their requirements for
a rich set of services, components and specialized hardware such as time-aware bridges and
boundary clocks [15,20,22].
Furthermore, many problems from computer networks for distributed real-time control are
not simple applications of existing network technologies. Distributed real-time control, to
which the clock synchronization of this paper applies, is a relatively independent eld across
several disciplines. Real-time control over computer networks, which is also referred to as
networked control systems (NCSs), is a distinct area of research developed in recent years
with signicant applications in almost all areas. Several leading journals have published
special issues to identify NCS network characteristics as fundamentally dierent from normal
computer networks, e.g., Proceedings of the IEEE, vol. 95, no. 1, 2007; IEEE Transactions
on Automatic Control, vol. 49, no. 9, 2004, and IEEE Control Systems Magazine , vol. 21,
no. 1, 2001. Also, a large number of research articles have been published dedicated to
various problems arising from real-time control networks. Apart from the \hard" real-time
constraints imposed on NCS data trac, control systems are embedded in their physical
environment. They are typically constructed not from general-purpose computing devices,
but instead from special-purpose Intelligent Electronic Devices (IEDs) with storage and
processing capacities quite dierent from typical network switches and servers.
The trac dynamics of real-time NCS networks with embedded devices are distinct from
those of general computer networks [23,24]. In NCS networks, the majority of the network
trac are known in advance; the trac is predominantly periodic; data packets are typically
short and of xed size; and the number of devices are a few tens or less [23,25]. From the
conventional contention-based network perspective, without considering real-time control,
these characteristics may appear to make the system simpler and easier to handle. However,
these characteristics actually complicate system analysis and design for real-time control
as many research articles have already indicated. For example, for the IEEE 802.11 Dis-
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tributed Coordination Function, the standard Markov chain theory for network modelling
and performance evaluation becomes invalid when applied to real-time control networks
[23,26]. New theory has to be developed to deal with such control networks [25,27{29]. This
paper presents a clock synchronization solution dedicated to distributed real-time control
over computer networks.
Synchronization performance of network clocks is mainly aected by two factors: uncer-
tainty in the synchronization message delay, and clock frequency drift. To deal with the rst
factor, the well-known four-timestamp mechanism of NTP has been adopted in our work,
which permits the oset between sender and receiver to be computed, assuming symmetric
forward and backward communication delays [30]. Delay variations will produce asymme-
try and delay jitter, which have an impact on synchronization precision. Generally, one-way
transmission delays are less than 1 millisecond and the synchronization error caused by delay
variation is far less than 100 microseconds in distributed control systems [15]. Therefore, the
synchronization error caused by delay variation is negligible in our work.
Clock frequency drift aects the timestamping accuracy that is important to achieve high
synchronization precision. Therefore, as an accurate, reliable, and high resolution clock,
a Time Stamp Counter (TSC)-based clock is exploited in our work. The TSC register is
common in modern processor architectures, and it has high frequency stability like Time-
Of-Day (TOD) clocks [31]. A TSC register has several advantages over the crystal oscillator
that TOD clocks use for relative synchronization. A TSC register counts processor cycles
and oers a much higher time resolution than that of a crystal oscillator. For example, for
a processor running at a frequency of 1 GHz, its TSC register can provide a time resolution
of 1 nanosecond. Moreover, the time required to read a TSC register is far less than that
needed to read a TOD clock.
A TSC-based Relative Clock Synchronization Protocol (TSC-RCSP) for real-time control
systems is developed in this paper. It is distinct from previous work on using TSC registers
for clock synchronization [16,32,17] in at least three aspects: (1) The previous approaches
are for general-purpose networks for network measurement over a LAN or Internet, while
our approach is for relative clock synchronization dedicated to real-time NCS networks with
embedded devices, hard time constraints, and dierent trac dynamics; (2) The previous
approaches are designed using a feed-forward mechanism, while ours is based on feedback
loop computing; and (3) The previous approaches basically consist of two devices connected
by a hub or Internet, while our approach relaxes this assumption.
The relative clock synchronization approach presented in this paper extends our preliminary
study presented in a conference paper [33] by more theoretical analysis and comprehensive
experiments. With a master-slave synchronization structure, the protocol is intended to
support high-precision clock computation for distributed control applications over LANs. A
software clock with highly stable and accurate rate performance, based purely on standard
hardware, is provided in our work, whereas most existing clock synchronization techniques
require a high-precision master clock whose precision has to be guaranteed by additional
hardware [21,22]. Another advantage of high precision TSC-based clocks is avoidance of
network congestion caused by a high frequency of sending synchronization messages. This is
important for time-critical distributed control systems that are typically bandwidth-hungry
applications [3].
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This paper is organized as follows. Section 2 discusses the characteristics of TOD and TCS
clocks. Section 3 presents our new TSC-based protocol. Implementation issues for the pro-
tocol are discussed in Section 4. Theoretical error analysis and experimental performance
evaluation of the protocol are presented in Section 5. Section 6 concludes the paper.
2. Characterization of TOD and TSC Clocks
Maintaining a Time-of-Day clock requires the computer to generate timer interrupts at
a predetermined rate. The interrupts, which are used by the operating system to schedule
execution of both system and user tasks, are typically generated by dividing the 1.19318 MHz
output signal of an uncompensated quartz oscillator (whose period is 0.8381 microseconds).
The division is typically set to 100 Hz, yielding interrupts every 10 milliseconds in the
TOD clock's implementation. The interrupt increments a software logical clock variable by
a xed value scaled in microseconds or nanoseconds [34]. Therefore, the precision of a TOD
clock could be greater than 0.8381 microseconds, and even as much as 10 milliseconds for
conventional Linux systems.
In this paper, a TSC-based clock is referred to as a software clock based on a processor's
Time Stamp Counter register. The TSC is a cycle counter in the P6 microarchitecture, i.e.,
the PentiumPro and its successors. It counts the number of CPU clock cycles since the CPU
was powered up or last reset. The current \time" tt of a TSC clock relative to the CPU's
last start-up or reset, can be easily calculated from the value T of the TSC register divided
by the CPU frequency f , i.e., tt = T=f . Updating this register is a hardware operation, and
reading it and storing its value involves only fast memory accesses. It is easy to create a
program interface with just a small amount of assembly code to enable easy access to the
TSC register in a computer system. Moreover, a `user-level' version of the TSC clock has
been developed, which works with existing kernels and drivers, allowing it to be installed
with little eort [35].
The TSC register has been adopted successfully in a number of software clock solutions in the
last few years. Ridoux et al. have developed the TSCclock, which gives performance of around
10 microseconds on a LAN, and sub millisecond and beyond over LANs [36,16,17,37,38]. The
TSCclock can be used with the IEEE-1588 standard for LANs but has wider applicability as
a replacement to NTPD [32]. Furthermore, they developed methods to improve the stability
and precision of accurate time synchronization [39,40]. The precision performance of the
TSCclock is comparable with that of SW-GPS in a LAN environment [40]. A feed-foward
design has been adopted in the Robust Absolute and Dierence clock (RADclock) algorithm,
which has been shown to be a highly accurate and robust client-side solution for Internet
clock synchronization [39,40,35].
However, most of the work mentioned above on TSC-based clock synchronization have fo-
cused on accurate time synchronization for network measurement over a LAN or Internet.
So, the analysis and experimental results are not necessarily suitable for distributed control
network scenarios because of the unique communication characteristics of networked control
systems. For example, the trac exchanged over a control network in normal conditions is
known in advance and is predominantly cyclic; process data are xed in size and typically
very short (a few hundreds or even tens of bytes); and the number of devices connected
to the same physical subnetwork is typically not too high (a few tens or less). Therefore,
our network scenario does not consist of two devices connected by a hub or Internet, which
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was, however, assumed in the above mentioned previous work [16,17,32]. Instead, the goal
of this paper is to present a cost-eective relative clock synchronization solution speci-
cally for distributed controls by taking into consideration their particular communication
characteristics.
Clock drift directly aects the precision of relative clock synchronization. Unfortunately,
it is inevitable for both TOD and TSC-based clocks to drift from absolute time and from
one another due to many factors such as intrinsic frequency errors [41,42,15]. Therefore, the
impact of clock drift on TOD and TSC clocks is investigated below.
The oscillators used to implement TOD clocks usually have an intrinsic frequency error in
the order of several parts per million (PPM) in the normal course of operation [4]. There are
no explicit means to control crystal ambient temperature, power level, voltage regulation or
mechanical stability. For instance, in a survey of about 20,000 Internet hosts synchronized
by the NTP, the median intrinsic frequency error was 78 PPM, with some hosts having as
much as 500 PPM [34]. For relative clock synchronization, this means the time dierence
between two clocks caused by intrinsic frequency error may be as much as 5 ms during a
10-second period.
An intrinsic frequency error is also a factor leading to TSC clock drift. A TSC register in
modern microprocessor CPUs is high-rate and stable. However, CPU frequencies may vary
over time due to factors such as age and operating temperature. In Pasztor's work, the
measured CPU frequency is skewed by values varying in the order of 0.1 PPM during a
1000 second experiment [31]. Values taken from many computers indicate that 0.1 PPM is
a typical gure [34]. In our work, the CPU frequencies of the time server and clients need
to be measured periodically (with a quite long period such as 100 seconds). Therefore, the
CPU frequencies are assumed to be constant during the measurement period in this paper.
Another factor aecting TSC clock drift is errors in CPU frequency measurements. It is hard
to measure the CPU's frequency accurately without an external high-precision timer because
of many eects such as context switching, caching and branch prediction, particularly in non-
real-time operating systems. Therefore, (relative) TSC clocks may run at dierent speeds
respectively because of errors in CPU frequency measurements.
To quantify relative clock drift, we conducted an experiment using both TOD and TSC
clocks. The time dierence between two clocks in two computers was measured to determine
the relative clock drift. The computers were interconnected via Ethernet and a single switch
with a capacity of 10 Mbps. Table 1 shows the system congurations of the experiment. One
machine sent timestamped User Datagram Protocol (UDP) packets to the other machine
with a period of 100 ms. The length of the packets at the Medium Access Control (MAC)
layer is 64 bytes. Sending and receiving timestamps were recorded by the network interface
card (NIC) driver for high accuracy. Driver or kernel level timestamping substantially reduces
process scheduling and interrupt latency errors polluting timestamps. To avoid interference,
no trac load was generated in the network except clock synchronization messages, and
only the testing programs were executed on the two machines to minimize errors due to
task scheduling. Under these circumstances, the time required for one-way transmission was
almost constant.
The relative clock drift between two clocks on the communicating machines was measured
as the time dierence between the receiving timestamp and sending timestamp for each
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periodic message. The measured time dierence includes the clock oset between the two
clocks plus the end-to-end delay. Fig. 1 shows that the time dierence between two TOD
clocks grows linearly in the long term, and its threshold behavior is obvious in the short term
because the time dierence may jump by more than 1 ms during a short time (less than
0.2 s). The same experiment was then implemented using timestamps derived from TSC
register readings. As shown in Fig. 2, the TSC clock drifts smoothly with minimal threshold
eects. It is thus indicated that a TSC-based clock is more suitable for high-precision timing
measurement than a TOD clock.
3. The TSC-based Synchronization Protocol
This section develops our TSC based Relative Clock Synchronization Protocol. A master-
slave structure is adopted for the TSC-RCSP. Any nodes with a high frequency TSC register
such as a controller can be elected as a time server in a distributed manner. In this section,
the general synchronization model is given rst, followed by clock skew estimation and
compensation. Let tx denote the absolute time, and Tx and ttx represent the ticks of a TSC
register and the current time of a TSC clock, respectively, both relative to the CPU's last
startup or reset.
3.1. The synchronization model of the TSC-RCSP
The synchronization model is based on the four-timestamp mechanism of the widely-used
Network Time Protocol, as shown in Fig. 3. This four-timestamp synchronization model
measures the transmission delay between communicating nodes and uses the measurements
to estimate the oset between their respective clocks, in order to determine the error in the
client node's clock with respect to the time server's clock. At predetermined intervals, a time
client sends a request to the time server and waits for a response. This exchange of messages
gives four timestamps: tCS at the sending time of the rst message, tSR at its receiving time,
tSS at the sending time of the second message, and tCR at its receiving time. Timestamps
tCS and tCR are read from the clock of the time client, while timestamps tSR and tSS are
read from the clock of the time server. The server's timestamps are sent to the client in
the second message. Then, the client uses the four timestamps to estimate the clock oset
relative to the time server, and adjusts its own clock to compensate for any dierence with
the clock of the time server.
Based on an assumption that the forward and backward communication delays are symmet-
ric, the clock oset relative to the time server td can be estimated as follows.
etd = (tCS + tCR)  (tSS + tSR)
2
(1)
Similarly, the estimate of the TSC clock oset relative to the time server ttd is computed as
ettd= (ttCS + ttCR)  (ttSS + ttSR)
2
=
1
2
"
(TCS + TCR)
fC
  (TSS + TSR)
fS
#
(2)
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where fC and fS are the CPU frequencies of the client and the server, respectively. TCS
and TCR are ticks of the TSC register on the time client, and TSR and TSS are ticks of the
TSC register on the time server. They correspond to timestamps tCS, tCR, tSR and tSS,
respectively.
3.2. Clock Skew Estimation and Compensation
In this section we analyze, estimate and compensate for clock skew in the TSC-RCSP, since
this is the main cause of the TSC clock drift that directly aects the achievable precision
of relative clock synchronization. Clock skew is the time dierence drift caused by dierent
clock speeds in the clients and the server [42{44]. Clock skew in our work is dened as the
frequency dierence K of the TSC clock in the time client relative to the server, calculated
as follows.
K =
fC=fmC   fS=fmS
fC=fmC
(3)
It is assumed that there is no intrinsic frequency error in both TSC clocks in the time client
and server, and the clock skew is constant. This assumption has also been made elsewhere in
the literature [43,44,18]. As shown in Fig. 2, the linear increase in measured time dierence
attests to a clock skew of the client relative to the server with a constant slope.
In our TSC-RCSP framework, the measured TSC time dierence is given by
ttmd=
1
2
"
(TCS + TCR)
fmC
  (TSS + TSR)
fmS
#
(4)
where fmC and fmS are the measured CPU frequencies of the time client and server, respec-
tively.
Fig. 4 shows the time dierence ttd and its measured value ttmd. Without CPU frequency
measurement errors, the absolute time dierence ttd is at. With non-zero CPU frequency
measurement errors, the TSC clocks on the time server and client may run at dierent
speeds, and thus the relative time dierence ttmd varies proportionally with time.
From Equations (2) and (4), measured time dierence ttmd can be obtained on the client
using the following formula.
ttmd = K
 
TCS + TCR
2fmC
!
+
fS
fmS
ettd (5)
We observe that if K is constant then ttmd is expected to be proportional to the TSC clock
time (TCS + TCR)=2fmC with slope K.
Constant K can be estimated accurately by clock frequency synchronization methods such
as skew estimation algorithms [42,41,45,46]. For simplicity, linear regression is used in our
work to derive a measured estimate Km of the clock skew. Specically, the two-way syn-
chronization messages are exchanged at an interval of 10 ms during 100 seconds. The set of
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ttmd values obtained are used to achieve the best t line. The slope of the tted line is set as
Km. The R-squared values of the set of ttmd values are computed to estimate the goodness
of t, which has proven to be larger than 0.98 in all of the experiments in our work.
In our TSC-RCSP, the estimated slope Km is used to correct the measured CPU frequency
of the time client. The measured CPU frequency f 0mC in the time client after the clock skew
correction is equal to fmC=(1  Km). Note that fmC is measured and updated periodically
while Km is only estimated during initialization in our approach.
As shown in Fig. 4, the clock skew is eectively eliminated, and the measured time dierence
becomes constant from ttmd to tt
0
md. The corrected time dierence tt
0
md is given by
tt0md = Km
 
TCS + TCR
2fmC
!
+
fS
fmS
ettd : (6)
A simple experiment was designed to verify the expected drift, and validate the clock skew
correction. Similar to the experiment in Section 2, two machines were interconnected via
Ethernet and a switch. At a predetermined interval of 100 ms, one machine transmitted
timestamped UDP packets to the other machine continually 5000 times. In terms of the
timestamping mechanism, four timestamps were acquired by the TSC clock at the NIC
driver for accurate measurement. The measured time dierence ttmd was computed from the
four timestamps. The TSC clock at the time client was set to zero when the experiment
started. Fig. 5 shows that the uncorrected drift caused by the clock skew between the
time client and the server was linear as expected, while Fig. 6 shows that the drift caused
by the clock skew is almost entirely eliminated using our protocol, producing a dramatic
improvement.
4. Implementation
This section describes a prototype implementation of our TSC based Relative Clock Syn-
chronization Protocol. It describes the operating system (OS) and its modications, the
method for CPU frequency measurement, and the packet format used in the experiments.
4.1. Operating System and its Modications
The prototype implementation of the protocol was done in a conventional Linux kernel rather
than a specialized real-time OS. Although a conventional Linux kernel can be patched to
support real-time applications, the one we used did not have real-time support and thus
made no guarantees on interrupt servicing latencies. Therefore, some factors such as process
scheduling and interrupt latencies aect the accuracy of timestamp messages. When the
CPU is lightly loaded, the error in time measurements caused by these factors is very small,
even negligible. Therefore, the precision achieved for relative clock synchronization using
conventional Linux for our experiments was considered satisfactory for typical distributed
control applications.
As a multi-tasking computing environment, conventional Linux provides two modes for back-
ground processes: user space and kernel space. For synchronization accuracy, the prototype
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implementation of the TSC-RCSP relies on simple kernel-space routines for message time-
stamps.
Our program interfaces with the kernel through standard Linux system calls. The sending
and receiving timestamps are recorded in the NIC driver, via an rdtsc instruction; and the
timestamps are passed to the user space by an IOCTL() call. The timestamping mechanism
have been implemented in Linux kernels 2.4 and 2.6 for the purpose of demonstration.
4.2. CPU Frequency Measurement
When a Linux system is booted up an attempt is made to calibrate the CPU frequency by
comparing the value of the TSC register with the Programmable Interval Timer (PIT). Using
this calibration method, we developed a kernel module to measure the CPU's frequency.
Although the program runs in kernel space and disables some interrupts, the interval between
two consecutive readings of the TSC register may be prolonged by enabled interrupts and
I/O delays in accessing the PIT. To enhance the precision of CPU frequency measurement,
the module performs a 50 ms test repeatedly 100 times. Therefore, the maximum measured
CPU frequency among the 100 tests, which is close to the true CPU frequency, is chosen as
the measured CPU frequency fm.
As described in Section 2, the CPU frequency measurement is executed in the time clients
and servers periodically because of their intrinsic frequency error. The CPU frequency mea-
surement update period is set to 100 seconds. The time server will send the measured value
of its CPU frequency to its clients periodically.
4.3. Format of Synchronization Messages
We send all synchronization messages via the UDP protocol under Linux because UDP is a
better choice for real-time applications than the Transmission Control Protocol (TCP) [47].
A clock synchronization message in our design includes: 1) A 64-bit word for the receiving
timestamp; 2) A 64-bit sending timestamp; 3) A 64-bit time dierence; 4) A 32-bit message
identier; 5) A 32-bit word for the measured value of the CPU frequency at the time server;
and 6) A 32-bit reserved eld. The two timestamps are set using TSC register values. The
message identier is used to match timestamps in the time server and time client, and to
detect packet losses. The time dierence is computed in the time client. The time server
learns of the computed time dierence via the time dierence eld received from the time
client. The CPU frequency of the time server is measured periodically and is sent to the
time client for computing the time dierence. Finally, 32 bits are `reserved' for future use.
5. Performance Evaluation
5.1. Error Analysis
This section analyzes the synchronization errors caused by external factors in our TSC-
RCSP, such as CPU frequency measurement errors, asymmetric delays for forward and
backward synchronization messages, and intrinsic CPU frequency errors.
In consideration of the asymmetric delays for synchronization messages, the absolute time
dierence between TSC clocks in the time client and server is given by
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ttd= ettd   (tf   tb)
2
(7)
where tf and tb are the forward and and backward delays for a pair of synchronization
messages.
As shown in Equation (7), ttd can be estimated by the measured time dierence tt
0
md accu-
rately when the synchronization update interval is small enough. Therefore, the error ETSC
between ttmd and ttd is measured as the precision of clock synchronization, and can be
computed by
ETSC = tt
0
md   ttd
=
fC=f
0
mC  fS=fmS
1 + fC=f 0mC
 
TCS + TCR
2f 0mC
!
+
fS
fmS
ttd   fS
fmS
(tf   tb)
2
: (8)
As described in Sections 3.2 and 4.2, the measured CPU frequencies of the time client and
server have been coordinated and the CPU measurement error is quite small, so the main
source of error is asymmetric one-way transmission delays. This error ETSC can be estimated
as ETSC   (tf   tb)=2.
The impact of asymmetric synchronization message delays on synchronization precision is
limited. Generally, forward and backward synchronization message delays are almost sym-
metric in distributed real-time control applications. Furthermore, some methods have been
designed to deal with the inuence of jitter during synchronization message transmissions
such as the Proportional-Integral (PI) controller used in the NTP [21].
5.2. Experimental Set-Up
Three experiments were designed to evaluate the precision performance of our TSC-RCSP
when implemented:
(1) on an Ethernet LAN under dierent levels of trac load on the LAN switch;
(2) on an Ethernet LAN under dierent levels of trac on the time server; and
(3) over an Ethernet campus network with an unknown number of switches and routers.
The rst two experiments aimed to analyze the impact of two types of transmission delays on
the precision performance of the TSC-RCSP in a LAN: delays in the LAN switch, and delays
in the NIC. Delays in the switch are mainly caused by the queuing time, while delays in the
NIC result from trac jams when the NIC is sending or receiving too many packets and are
related to the processing capacity of the NIC and the operating system. Because the time
server can easily modulate packet transmission by methods such as trac smoothing [48],
we analyzed the delays in the NIC only when the time server is receiving packets from the
trac generator. The third experiment was carried out to evaluate the precision performance
of the TSC-RCSP in a medium-scale (campus) network where synchronization messages are
transmitted through many hops such as switches and routers.
10
The network architecture of the experiments is shown in Fig. 7. A master-slave synchro-
nization structure was used in all experiments. One computer connected to the switch was
used in all experiments as a network trac generator, which sent packets to the time server
to emulate network scenarios with dierent trac loads. This ran Windows XP on an In-
tel Pentium 4 processor with a 2.0 GHz CPU and 1 GB DDRAM memory. The hardware
congurations of the time client and server in the experiments are summarized in Table 1.
The deviation between two consecutive measured clock dierences tt0md is dened as the
precision of relative clock synchronization. The time client initiated synchronization requests
and periodically sent a request message to its time server. Once the time server received the
request message, it responded with a message containing two TSC timestamps. Because the
timestamp information was caught and recorded at the NIC, not at the application layer,
the time server had to wait for the next cycle to send the timestamp message. Finally, the
time dierence was computed in the time client, and then transmitted to the time server if
necessary.
All three experiments were run for 1000 seconds, and the timestamp message intervals were
set to 100 ms, which is generally longer than round-trip times on a LAN or a medium-scale
network. The trac caused by the TSC-RCSP was almost negligible (less than 1 kbps).
Because some time clients may need to send synchronization messages simultaneously, the
trac generator sent multiple requests to the time server to emulate network environments
with multiple time clients during the experiments. The trac load of those multiple requests
was about 33 Kbps.
5.3. Experimental Results for the TSC-RCSP
Experiment 1: The deviation between two consecutive measured time dierences was mea-
sured when the switch is under a 9.8 Mbps trac load and with no trac load. Condence
intervals from the experiment are shown in Table 2. It can be seen from the table that we
have over 97% condence of achieving a 10 s clock precision from the TSC-RCSP no matter
whether the LAN switch is under 9.8 Mbps trac load or no load. Furthermore, we have
over 99.7% condence of achieving 20 s clock precision.
Experiment 2: Results for this experiment are summarized in Table 3. As expected, heavy
trac at the NIC of the time server inuences the precision of clock synchronization sig-
nicantly, and even causes synchronization message losses. The experimental results reveal
that the synchronization precision can be guaranteed statistically when the NIC of the time
server is under low load. For example, in the presence of the 117 kbps trac, a precision
of 10 s can be achieved with a condence interval of 94.76%, and a precision of 20 s
can be achieved with a condence interval of 97.00%. By comparison, the same precisions
of 10 s and 20 s can be achieved with as high as over 97.5% and 99.7% condence,
respectively, without network trac in the time server. It is not surprising that the relative
synchronization precision suers from high trac load on the time server. However, it would
be technically feasible to implement trac restrictions on the switch port connecting to the
server to counter this.
Fig. 8 shows the measured values of tt0md under two dierent trac conditions for the
rst 100 seconds of the experiment, no load and when the time server under a medium load
(523 Kbps) needs more time to receive synchronization messages than the time clients. It can
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be observed in Fig. 8 that some measured values of tt0md are larger than 10 s but they are
never less than  10 s. Furthermore, the distribution of tt0md conrms that asymmetric
synchronization message delays are the main source of synchronization error.
Experiment 3: The precision of the TSC-RCSP was measured over a campus network
that is much larger than the LAN used in the rst two experiments. The results of the
experiment are summarized in Table 4. It shows that the precision of clock synchronization
deteriorates signicantly when unpredictable transmission delays are introduced (through
the campus network). For example, at about a 97% condence interval we can achieve 200 s
synchronization precision. This is a sub-millisecond precision that is better than the NTP
and would be adequate for many distributed control applications; however, it is much worse
than the 10 s synchronization precision achieved in the rst two experiments in a LAN at a
similar condence interval. Therefore, for application systems over medium- and large-scale
networks, careful evaluation of the achievable synchronization precision is important.
5.4. Comparisons with Synchronization using TOD Clocks
In order to compare the performance of our TSC-RCSP with that of other existing synchro-
nization techniques based on TOD clocks, two additional experiments were designed:
(4) comparisons with synchronization using a Time-Of-Day clock; and
(5) comparisons with the most widely used Network Time Protocol.
The experimental congurations and results are discussed below.
Experiment 4: Similar to Experiment 1 discussed above in Section 5.3, Experiment 4 was
conducted to measure the precision of relative clock synchronization using a TOD clock in
the LAN, as shown in the upper diagram in Fig. 7. All settings were the same as those in
Experiment 1: no trac load was generated other than synchronization messages; and the
synchronization message interval was 100 ms. The dierence ETOD between two consecutive
measured time dierences tmd was measured as the synchronization precision. The experi-
mental results are listed in Table 5. A comparison between Tables 5 and 2 reveals that the
precision performance of our TSC-RCSP is much better than that of synchronization using
TOD clocks.
Experiment 5: NTP software uses the TOD function to access the time and piggybacked
timestamps to achieve absolute synchronization with respect to a time server. To test the
precision of synchronization achieved by the NTP, a simple experiment was designed. The
timer server and clients were in the same LAN. The NTP program ran continuously on
two computers (A and B) whose hardware congurations are shown in Table 1. The clock
update by the NTP program was performed 5000 times. The time adjustment by the NTP
program at each computer was recorded during the experiment. The experimental results
are summarized in Table 5. Comparisons between Tables 5 and 2 clearly reveal that our
TSC-RCSP gives a much better precision of relative clock synchronization.
6. Conclusion
To meet the synchronization requirements of time-critical distributed control systems over
LANs, we have developed a Time Stamp Counter based high-precision relative clock synchro-
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nization protocol, named the TSC-RCSP. A high performance local clock is very important
for synchronization because the precision of a local clock is inuenced by the intrinsic fre-
quency error of the hardware oscillator used, potentially causing large and non-deterministic
clock drift [4]. For example, it may be hard for the NTP using TOD clocks with a 10-
millisecond synchronization precision to apply to distributed control systems whose required
synchronization precision is sub-millisecond. The processor's Time Stamp Counter register,
rather than the TOD clock usually employed in existing solutions, is used in our solution as
a high resolution, stable time source with low drift, and without the overheads of special-
purpose hardware. Our experimental results have shown that a high precision of (relative)
clock synchronization can be achieved using the TSC-RCSP, signicantly outperforming the
(absolute) synchronization possible under the widely used Network Time Protocol. This
outcome oers a low-cost time synchronization solution, avoiding the need for expensive
customized devices such as a satellite radio receiver, while still providing high accuracy.
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Table 1. System congurations for clock testing.
Hardware: Intel Pentium III 800MHz, 256M/512M SDRAM
Operating systems: Fedora 3/Linux kernel 2.6.12.1
Network adapter: 3COM 3c59x fast Ethernet card (10 Mbps)
Ethernet switch: Baystack 303 Ethernet switch (10 Mbps)
Table 2. Experiment 1 { Precision achieved by TSC clocks when the switch is under dierent
levels of trac load.
Condence limit (s) 10 20 50
Condence interval (%) without trac 97.54 99.72 99.86
under 9.8 Mbps trac 97.40 99.76 99.88
Table 3. Experiment 2 { Condence intervals (%) of the Precision achieved by TSC clocks
when the time server is under dierent levels of trac load.
Trac load and packet loss 10s 20s 50s
Nil trac, no packet loss 97.54 99.72 99.86
117 kbps, no packet loss 94.76 97.00 97.30
286 kbps, no packet loss 91.15 94.78 95.10
523 kbps, no packet loss 81.53 83.61 84.47
1.1 Mbps, no packet loss 69.52 71.46 72.86
2.3 Mbps, no packet loss 44.97 46.39 47.65
9.8 Mbps, 1.16% packet loss 0.66 1.62 4.01
Table 4. Experiment 3 { Precision achieved by TSC clocks over a campus network.
Condence limit (s) 10 20 50 100 200 500
Condence interval (%) 24.66 39.24 67.49 94.39 96.97 97.64
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Table 5. Experiments 4 & 5 { Precision achieved using TOD and NTP under no trac
and the same settings as those in Experiment 1.
Condence limit (s) 10 20 50
TOD: Condence interval (%) 68.01 84.70 88.22
NTP: Condence interval (%) { Computer A 69.72 91.96 98.66
{ Computer B 64.28 88.94 96.26
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Figure 1. Relative Time-Of-Day clock drift in 5 seconds.
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Figure 2. Relative Time Stamp Counter clock drift in 5 seconds.
Figure 3. The four-timestamp synchronization model (DS: data sent; DR: data received;
tCS sending time at the time client; tSR: receiving time at the time server; tSS: sending time
at the time server; tCR: receiving time at the time client).
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Figure 5. Measured dierences between the time client and server using TSC clocks without
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